

PORTAL

USPTO

[Subscribe \(Full Service\)](#) [Register \(Limited Service, Free\)](#) [Login](#)

Search: The ACM Digital Library The Guide

+author:Marvin +author:Rich

THE ACM DIGITAL LIBRARY

 [Feedback](#) [Report a problem](#) [Satisfaction survey](#)

Terms used Marvin Rich

Found 2 of 2

Sort results by Save results to a Binder
 Search Tips
Display results Open results in a new window

Try an [Advanced Search](#)
Try this search in [The ACM Guide](#)

Results 1 - 2 of 2

Relevance scale 

1 A logic-based approach to system modelling

Anthony Rich, Marvin Solomon

May 1991 **Proceedings of the 3rd international workshop on Software configuration management**

Full text available:  [pdf\(999.69 KB\)](#) Additional Information: [full citation](#), [references](#), [citations](#), [index terms](#)



2 Manufacturing simulation consultant's forum (panel)

F. Bradley Armstrong, Michelle Benjamin, Marvin Seppanen, Rich Kilgore, Charles White
December 1997 **Proceedings of the 29th conference on Winter simulation**

Full text available:  [pdf\(764.54 KB\)](#) Additional Information: [full citation](#), [index terms](#)



Results 1 - 2 of 2

The ACM Portal is published by the Association for Computing Machinery. Copyright © 2005 ACM, Inc.

[Terms of Usage](#) [Privacy Policy](#) [Code of Ethics](#) [Contact Us](#)

Useful downloads:  [Adobe Acrobat](#)  [QuickTime](#)  [Windows Media Player](#)  [Real Player](#)

Welcome United States Patent and Trademark Office

SEARCH

BROWSE

SEARCH

IEEE Xplore® GUIDE

Check to search only within this results set

Display Format: Citation Citation & Abstract

Results for "(rich m <in>au)"

Your search matched 14 of 1192192 documents.

A maximum of 100 results are displayed. 25 to a page, sorted by Relevance in Descending order.

View Session History

New Search

Modify Search

(rich m <in>au)

Key IEEE JNL IEEE Journal or Magazine IEEE JNL IEEE Journal or Magazine IEEE Conference Proceeding IEEE CNF IEEE Conference Proceeding IEEE Standard STD

1. Data broadcasting in the USA: low cost delivery alternative and more Rich, M.J.; Richter, M.S.; Gair, M.J.; Richter, M.S.; Consumer Electronics, IEEE Transactions on Volume 36, Issue 4, Nov 1990 Page(s):877 - 884 AbstractPlus | Full Text: PDF(428 KB) IEEE JNL

2. Designing Phase-Locked Oscillators for Synchronization Rich, M.; Communications, IEEE Transactions on [Legacy pre - 1988] Volume 22, Issue 7, Jul 1974 Page(s):890 - 896 AbstractPlus | Full Text: PDF(576 KB) IEEE JNL

3. Buffer Sharing In Computer-Communication Network Nodes Rich, M.; Schwartz, M.; Communications, IEEE Transactions on [Legacy pre - 1988] Volume 25, Issue 9, Sep 1977 Page(s):958 - 970 AbstractPlus | Full Text: PDF(1048 KB) IEEE JNL

4. Designing phase locked oscillators for synchronization Rich, M.; Circuits and Systems, IEEE Transactions on Volume 21, Issue 4, Jul 1974 Page(s):468 - 472 AbstractPlus | Full Text: PDF(696 KB) IEEE JNL

5. Some practical considerations regarding an ADT-obsessed design Naphthal, E.; Rich, M.; Software Engineering Journal Volume 3, Issue 2, March 1986 Page(s):57 - 63 AbstractPlus | Full Text: PDF(808 KB) IEEE JNL

6. Data Broadcasting in the USA - Low Cost Delivery Alternative and More Gan, M.; Richter, M.S.; Consumer Electronics, IEEE ICCE 90, IEEE 1990 International Conference on June 6-8, 1990 Page(s):312 - 313 AbstractPlus | Full Text: PDF(128 KB) IEEE CNF

7. Underwater robotic operations using a decentralized adaptive neurocontroller

- Pap, R.M.; Parcen, C.R.; Rich, M.L.; Lathers, M.; Thomas, C.R.; Neural Networks for Ocean Engineering, 1991., IEEE Conference on 15-17 Aug, 1991 Page(s):197 - 206 AbstractPlus | Full Text: PDF(556 KB) IEEE CNF
8. X-ray source production in full implementation Rich, M.; Matsuoka, W.; Pulsed Power Conference, 1995. Digest of Technical Papers, Tenth IEEE International Volume 2, 3-6 July 1995 Page(s):953 - 958 vol.2 AbstractPlus | Full Text: PDF(288 KB) IEEE CNF
9. PROCYON: 15-MJ 2-μs pulsed power system Golon, J.H.; Anderson, B.G.; Anderson, W.E.; Atchison, W.L.; Bartham, E.; Benage, R.L.; Brownell, J.H.; Findley, C.E.; Fowler, C.M.; Garcia, O.F.; Helms, G.J.; Herrera, D.; Hockaday, M.Y.; Idcorek, G.; King, J.C.; Lindemuth, I.R.; Lopez, E.A.; Marsh, S.P.; Ma, Matsuoka, W.; Nakatubu, G.I.; Thompson, M.C.; Onna, H.; Peterson, D.L.; Rehovsky, R.; Shlachter, J.S.; Souder, K.D.; Stokes, J.L.; Tabaka, L.J.; Torres, D.T.; Veeser, L.R.; Yi Pulsed Power Conference, 1995. Digest of Technical Papers, Tenth IEEE International Volume 1, 3-6 July 1995 Page(s):478 - 483 vol.1 AbstractPlus | Full Text: PDF(408 KB) IEEE CNF
10. Megabar liner experiments on Pegasus II Lee, H.; Barnes, R.R.; Bowes, R.R.; Anderson, W.; Atchison, W.L.; Chrien, R.E.; Cod H.; Platts, D.; Rich, M.; Shanahan, W.R.; Scudder, D.W.; Stokas, J.; Veeser, L.; Brostic Pulsed Power Conference, 1997. Digest of Technical Papers, 1997 11th IEEE International Volume 1, 29-June-2 July 1997 Page(s):366 - 371 vol.1 AbstractPlus | Full Text: PDF(460 KB) IEEE CNF
11. Experimental verification of a 60 K thermal storage unit Buggy, D.C.; Stuffer, C.J.; Rich, M.; Energy Conversion Engineering Conference, 1987. IECEC-87. Proceedings of the 32n 27 July-1 Aug, 1987 Page(s):1427 - 1432 vol.2 AbstractPlus | Full Text: PDF(628 KB) IEEE CNF
12. Trade studies on IR gimbaled optics cooling technologies Rich, M.; Stoyanoff, M.; Glaister, D.; Aerospace Conference, 1998. Proceedings. IEEE Energy Conversion Engineering Conference, 1998. Page(s):255 - 267 vol.5 AbstractPlus | Full Text: PDF(104 KB) IEEE CNF

Indexed by


IEEE Xplore® RELEASE 2.0

Welcome United States Patent and Trademark Office

Home | Login | Logout | Access Information | Alerts

Search Results

Results for "Krolikowski, J->eu"

Your search matched 4 of 1192182 documents.

A maximum of 100 results are displayed. 25 to a page, sorted by Relevance in Descending order.

» View Session History

» New Search

Modify Search
(Krolikowski, J->eu)

» Key

IEEE JNL IEEE Journal or Magazine

IEEE JNL IEE Journal or Magazine

IEEE Conference Proceeding

IEEE CNF IEEE Conference Proceeding

IEEE Standard

BROWSE

SEARCH

SEARCH

EXPLORE GUIDE

Check to search only within this results set

Display Format: Citation Citation & Abstract

Article Information

1. The V-synth system
Krolikowski, S.J.;
Compcon Spring '85. Thirty-Third IEEE Computer Society International Conference, C
29 Feb.-3 March 1988 Page(s):328 - 331
AbstractPlus | Full Text: PDF(212 KB) | IEEE CNF

2. Standardizing ASIC libraries in VHDL, using VITAL: a tutorial
Krolikowski, S.J.;
Custom Integrated Circuits Conference, 1995., Proceedings of the IEEE 1995
1-4 May 1995 Page(s):603 - 610
AbstractPlus | Full Text: PDF(596 KB) | IEEE CNF

3. Panel: what is the proper system on chip design methodology?
Goeing, R.; Krolikowski, S.J.;
Design Automation Conference, 1989. Proceedings. 36th
21-25 June 1989 Page(s):999 - 1000
AbstractPlus | Full Text: PDF(128 KB) | IEEE CNF

4. Methodology and technology for virtual component driven hardware/software co-simulation
Krolikowski, S.J.; Schirrmeyer, F.; Salterki, B.; Rowson, J.; Martin, G.;
Circuits and Systems, 1999. ISCAS '99. Proceedings of the 1999 IEEE International
Volume 6, 30 May-June 1999 Page(s):456 - 459 vol.6
AbstractPlus | Full Text: PDF(320 KB) | IEEE CNF

IEEE Xplore® RELEASE 2.0

Welcome United States Patent and Trademark Office

Home | Login | Logout | Access Information | Alerts | IEEE Xplore Guide

BROWSE SEARCH

Thu, 7 Jul 2005, 6:15:42 PM EST

Edit an existing query or compose a new query in the Search Query Display.

Search Query Display

Select a search number (#) to:

- Add a query to the Search Query Display
- Combine search queries using AND, OR, or NOT
- Delete a search
- Run a search

Recent Search Queries

#1 (misra a.<in>au)

#2 (rich m.<in>au)

Help Contact Us Privacy & © Copyright 2005 IEEE –

Indexed by

Inspec®



The logo for the ACM Portal features the word "PORTAL" in large, bold, white letters. To the left of "PORTAL" is a circular icon containing the letters "acm". Below "PORTAL" is the acronym "USPTO". To the right of the logo is a horizontal menu bar with links: "Subscribe (Full Service)", "Register (Limited Service, Free)", "Login", "Search: The ACM Digital Library", "The Guide", and a search input field containing the query "+author:Ashutosh +author:Misra". A "SEARCH" button is located at the far right of the menu bar.

Nothing Found

Your search for **+author:Ashutosh +author:Misra** did not return any results.

You may want to try an [Advanced Search](#) for additional options.

Please review the [Quick Tips](#) below or for more information see the [Search Tips](#).

Quick Tips

- Enter your search terms in lower case with a space between the terms.

sales offices

You can also enter a full question or concept in plain language.

Where are the sales offices?

- Capitalize proper nouns to search for specific people, places, or products.

John Colter, Netscape Navigator

- Enclose a phrase in double quotes to search for that exact phrase.

"museum of natural history" "museum of modern art"

- Narrow your searches by using a **+** if a search term must appear on a page.

museum +art

- Exclude pages by using a **-** if a search term must not appear on a page.

museum -Paris

Combine these techniques to create a specific search query. The better your description of the information you want, the more relevant your results will be.

museum +"natural history" dinosaur -Chicago

Useful downloads: [Adobe Acrobat](#) [QuickTime](#) [Windows Media Player](#) [Real Player](#)

 **PORTAL**
USPTO

[Subscribe \(Full Service\)](#) [Register \(Limited Service, Free\)](#) [Login](#)
Search: The ACM Digital Library The Guide
+author:Marvin +author:J. +author:Rich **SEARCH**

Nothing Found

Your search for **+author:Marvin +author:J. +author:Rich** did not return any results.

You may want to try an [Advanced Search](#) for additional options.

Please review the [Quick Tips](#) below or for more information see the [Search Tips](#).

Quick Tips

- Enter your search terms in lower case with a space between the terms.

sales offices

You can also enter a full question or concept in plain language.

Where are the sales offices?

- Capitalize proper nouns to search for specific people, places, or products.

John Colter, Netscape Navigator

- Enclose a phrase in double quotes to search for that exact phrase.

"museum of natural history" "museum of modern art"

- Narrow your searches by using a **+** if a search term must appear on a page.

museum +art

- Exclude pages by using a **-** if a search term must not appear on a page.

museum -Paris

Combine these techniques to create a specific search query. The better your description of the information you want, the more relevant your results will be.

museum +"natural history" dinosaur -Chicago

Useful downloads: [!\[\]\(34b4f260a8587d2e97eeaee361cc357b_img.jpg\) Adobe Acrobat](#) [!\[\]\(b5f3742814ad7ea0f0989480e393a386_img.jpg\) QuickTime](#) [!\[\]\(7a21b292b296aee11cc1473808e99c9f_img.jpg\) Windows Media Player](#) [!\[\]\(7e14619d3af7f52656a3613664aa4960_img.jpg\) Real Player](#)

PORTAL

Search: The ACM Digital Library

Sort results by relevance expanded form display results

Term used in document title or abstract

Results 1 - 20 of 200 Best 200 shown

Result page: 1 2 3 4 5 6 7 8 9 10 next

Reference scale

Post-layout transistor sizing for power reduction in cell-based design
Masanori Hashimoto, Hideyoshi Onoieva
January 2001 Proceedings of the 2001 conference on Asia South Pacific design automation

- Full-text available [Find at ACM Digital Library](#) Additional information: [ACM digital library, direct link](#)
- In this paper, we propose a skew-programmable clock-routing architecture. The skews can be adjusted using programmable delay elements (PDEs) which we insert into the clock trees. We develop efficient shortest-path-based algorithms for programming PDEs to optimize timing. Unlike previous methods for FPGA skew optimization which require large power and routing penalty, our method can achieve large timing improvement with small overhead. Typically, if timing requirements are t ...
- Keywords:** clock architecture, placement, skew optimization
- Full-text available [Find at ACM Digital Library](#) Additional information: [ACM digital library, direct link](#)
- Post-layout optimization for deep-submicron design
Yu Chen, Puneet Gupta, Andrew B. Kahng
June 1998 Proceedings of the 33rd annual conference on Design automation
- Full-text available [Find at ACM Digital Library](#) Additional information: [ACM digital library, direct link](#)
- Design for manufacturability and global routing: Performance-impact-limited area fill synthesis
Koichi Sato, Masamichi Kawahashi, Hideyuki Emura, Naoko Nagaoka
June 2003 Proceedings of the 40th conference on Design automation
- Full-text available [Find at ACM Digital Library](#) Additional information: [ACM digital library, direct link](#)
- Chemical-mechanical planarization (CMP) and other manufacturing steps in very deep-submicron VLSI have varying effects on device and interconnect features, depending on the local layout density. To improve manufacturability and performance predictability, area fill features are inserted into the layout to improve uniformity with respect to density criteria. However, the performance impact of area fill insertion is not considered by any fill method in the literature. In this paper, we first review ...
- Keywords:** VLSI manufacturability, coupling capacitance extraction, dummy fill problem, greedy method, linear programming, signal delay
- Full-text available [Find at ACM Digital Library](#) Additional information: [ACM digital library, direct link](#)
- Architecture, analysis, and automation: Architecture evaluation for power-efficient FPGAs
Fei Li, Deming Chen, Le He, Jason Cong
February 2003 Proceedings of the 2003 ACM SIGDA eleventh international symposium on Field programmable gate arrays
- This paper presents a flexible FPGA architecture evaluation framework, named fpoEVA-LP, for power efficiency analysis of LUT-based FPGA architectures. Our work has several contributions: (I) We develop a mixed-level FPGA power model that combines a switch-level model for interconnects and macromodels for LUTs; (II) We develop a tool that automatically generates a back-annotated gate-level netlist with post-layout extracted capacitances and delays; (III) We develop a cycle-accurate power simulator ...
- Keywords:** FPGA architecture, FPGA power model, low power design
- Full-text available [Find at ACM Digital Library](#) Additional information: [ACM digital library, direct link](#)
- Post-layout optimization of power and timing for ECL LSIs
A. Onozawa, H. Kitazawa, K. Kawai
March 1993 Proceedings of the 1993 European conference on Design and Test
- Full-text available [Find at ACM Digital Library](#) Additional information: [ACM digital library, direct link](#)
- CrossTalk noise optimization by post-layout transistor sizing
Masanori Hashimoto, Masaaki Takahashi, Hideyoshi Onoieva
April 2002 Proceedings of the 2002 International symposium on Physical design
- This paper proposes a post-layout transistor sizing method for crosstalk noise reduction. The proposed method downizes the drivers of the aggressor wires for noise reduction, utilizing the precise interconnect information extracted from the detail-routed layouts. We develop a transistor sizing algorithm for crosstalk noise reduction under delay constraints, and construct a crosstalk noise optimization method utilizing a crosstalk noise estimation method and a transistor sizing framework

PORTAL

Subscribers (Full Service) Register (Limited Service, Free) Login

Search: The ACM Digital Library The Guide

USPTO ORIGINATOR LIBRARY Feedback Report a problem Satisfaction Survey.

Terms used back annotation delay Save results to a Binder Try an Advanced Search Try this search in The ACM Guide

Sort results by relevance Full text available: [pdf\(1.03 MB\)](#) Additional Information: full citation, abstract expanded form Open results in a new window

Results 1 - 20 of 200 Result page: 1 2 3 4 5 6 7 8 9 10 next Relevance scale

1 DA STANDARDS ACTIVITIESApril 1989 **ACM SIGDA Newsletter**, Volume 19 Issue 1Full text available: [pdf\(1.03 MB\)](#) Additional Information: full citation, abstract

Dr. Jim Armstrong from Virginia Polytechnic Institute (VPI) called to order the third meeting

on Field programmable gate arrays

Full text available: [pdf\(3.83 KB\)](#) Additional Information: full citation, abstract, references, citations, index, terms

This paper presents a flexible FPGA architecture evaluation framework, named fpgaEVA-LP, for power efficiency analysis of LUT-based FPGA architectures. Our work has several contributions: (i) We develop a mixed-level FPGA power model that combines switch-level models for interconnects and macromodels for LUTs; (ii) We develop a tool that automatically generates a back-annotated gate-level netlist with post-layout extracted capacitances and delays; (iii) We develop a cycle-accurate power simulator ...

Keywords: FPGA architecture, FPGA power model, low power design**2 Architecture, analysis and automation: Architecture evaluation for power-efficient FPGAs**

Fei Li, Deming Chen, Lei He, Jason Cong

February 2003 **Proceedings of the 2003 ACM/SIGDA eleventh international symposium on Field programmable gate arrays**Full text available: [pdf\(3.83 KB\)](#) Additional Information: full citation, abstract, references, citations, index, terms

This paper presents a flexible FPGA architecture evaluation framework, named fpgaEVA-LP, for power efficiency analysis of LUT-based FPGA architectures. Our work has several contributions: (i) We develop a mixed-level FPGA power model that combines switch-level models for interconnects and macromodels for LUTs; (ii) We develop a tool that automatically generates a back-annotated gate-level netlist with post-layout extracted capacitances and delays; (iii) We develop a cycle-accurate power simulator ...

Keywords: FPGA architecture, FPGA power model, low power design**3 VHDL: a call for standards**

David R. Coelho

June 1988 **Proceedings of the 25th ACM/IEEE conference on Design automation**Full text available: [pdf\(695.25 KB\)](#) Additional Information: full citation, abstract, references, citations, index, terms

With the introduction of the IEEE 1076 version of VHDL, an excellent industry standard hardware description language is now available. VHDL is an extremely flexible and versatile language. As a consequence, the language reference documentation is not sufficient to

Insure that models written by one hardware designer will be compatible with another's models. What is required is a set of VHDL modelling conventions and standard packages which structure the usage of VHDL modelling approaches. Th ...

- 4 Optimization of custom MOS circuits by transistor sizing**
- Andrew R. Conn, Paula K. Coulman, Ruud A. Haring, Gregory L. Morrill, Chandru Visweswaran
January 1997 **Proceedings of the 1996 IEEE/ACM International conference on Computer-aided design**

Full text available: [pdf\(68.85 KB\)](#) Additional Information: full citation, abstract, references, citations, index, terms

Publisher Site Optimization of a circuit by transistor sizing is often a slow, tedious and iterative manual process which relies on designer intuition. Circuit simulation is carried out in the inner loop of this tuning procedure. Automating the transistor sizing process is an important step towards being able to rapidly design high-performance, custom circuits. JiffyTune is a new circuit optimization tool that automates the tuning task. Delay, rise/fall time, area and power targets are accommodated. Each (weig ...

Keywords: Circuits, transistor sizing, simulation, gradients,

- 5 Modeling ASIC memories in VHDL**
- E. Balaji, P. Krishnamurthy
September 1996 **Proceedings of the conference on European design automation**

Full text available: [pdf\(68.09 KB\)](#) Additional Information: full citation, references, index, terms

- 6 Timing abstraction: Automated timing model generation**
- Ajay J. Daga, Loa Mize, Subramanyam Sripathi, Chris Wolff, QiuYang Wu
June 2002 **Proceedings of the 39th conference on Design automation**

Full text available: [pdf\(260.13 KB\)](#) Additional Information: full citation, abstract, references, index, terms

The automated generation of timing models from gate-level netlists facilitates IP reuse and dramatically improves chip-level STA runtime. In this paper we discuss two different approaches to model generation: the design flows they lend themselves to and results from the application of these model generation solutions to large customer designs.

Keywords: EDA, model generation, static timing analysis

- 7 Design methodology of a 200MHz superscalar microprocessor: SH-4**
- Toshihiro Hattori, Yusuke Niita, Mitsuho Seki, Susumu Narita, Kunio Uchiyama, Tsuyoshi Takahashi, Ryuichi Satomura
May 1998 **Proceedings of the 35th annual conference on Design automation - Volume 00**

Full text available: [pdf\(282.85 KB\)](#) Additional Information: full citation, abstract, references, citations, index, terms

Publisher Site A new design methodology focusing on high speed operation and short design time is described for the SH-4 200MHz superscalar microprocessor. Random test generation, logic emulation, and formal verification are applied to logic verification for shortening design time. Delay budgeting, forward/back annotation, and clock design are key features for timing driven design.

Keywords: design methodology, microprocessor, timing, verification

- 8 Multi-objective circuit partitioning for cutsize and path-based delay minimization**
Cristinel Ababei, Navaratnasothie Selvakumaran, Kia Bazargan, George Karypis
November 2002 *Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design*

Additional information: full citation, abstract, references, citations, index terms
Full text available: pdf(468.96 KB)

In this paper we present multi-objective hMetis partitioning for simultaneous cutsize and circuit delay minimization. We change the partitioning process itself by introducing a new objective function that incorporates a truly path-based delay component for the most critical paths. To avoid semi-critical paths from becoming critical, the traditional slack based delay component is also included in the cost function. The proposed timing driven partitioning algorithm is built on top of the hMetis al ...

9 DA STANDARDS ACTIVITIES

July 1998 *ACM SIGDA Newsletter*, Volume 18 Issue 2

Additional information: full citation, abstract
Full text available: pdf(1.01 MB)

Users of electronic design automation (EDA) systems often discover that their different tools don't talk to each other. Each tool has its own way of expressing design data and these ways are often incompatible.

10 Session 10: Regular Circuit Fabrics (invited): Architecture and synthesis for multi-cycle communication

Jason Cong, Yiping Fan, Xun Yang, Zhiyu Zhang

April 2003 *Proceedings of the 2003 International symposium on Physical design*

Additional information: full citation, abstract, references, citations, index terms
Full text available: pdf(314.81 KB)

For multi-gigahertz designs in nanometer technologies, data transfers on global interconnects take multiple clock cycles. In this paper, we propose a regular distributed register (RDR) micro-architecture for multi-cycle on-chip communication. An RDR architecture structurally consists of a two-dimensional array of islands, each of which contains a cluster of computational logic and local register files. We also propose a new synthesis methodology based on the RDR architecture. Novel layout ...

Keywords: RDR, binding, deep sub-micron, interconnect, multi-cycle communication, placement, scheduling, timing closure

11 Integrating logic retiming and register placement

Tzu-Chieh Tien, Hsiao-Pin Su, Yu-Wen Tsay, Yin-Chih Chou, Yuan-Long Lin

November 1998 *Proceedings of the 1998 ACM/SIGDA 13th international conference on Computer-aided design*

Additional information: full citation, references, citations, index terms
Full text available: pdf(440.79 KB)

14 Novel design methodologies and signal integrity: Temporofunctional crosstalk noise analysis

Donald Chai, Alex Kondrat'yev, Yajun Ran, Kenneth H. Tseng, Yosinori Watanabe, Małgorzata Marek-Sadowska

June 2003 *Proceedings of the 40th conference on Design automation*

Additional information: full citation, abstract, references, index terms
Full text available: pdf(177.58 KB)

Noise affects circuit operation by increasing gate delays and causing latches to capture incorrect values. This paper proposes a method of characterizing correlation of signal transitions in multiple nets by considering both timing and functionality of the signals, and uses it in an analysis procedure to eliminate noise faults that cannot actually happen when such correlations are considered. It uses four-variable Boolean logic to characterize signal transitions in a time interval, and formulate ...

15 Physical design and synthesis (panel): merge or die!

Richard Bushroe, Massoud Pedram, Raul Camposano, Giovanni De Micheli, Anton Domic, Chi-Ping Hsu, Michael Jackson

June 1997 *Proceedings of the 34th annual conference on Design automation - Volume 00*

Additional information: full text available, pdf(63.96 KB),

Additional information: full citation, abstract, citations, index terms
Full text available: pdf(63.96 KB)

12 Advantages in FPGA CAD: The effect of post-layout pin permutation on timing

Yuzheng Ding, Peter Suriaris, Nanchi Chou

February 2005 *Proceedings of the 2005 ACM/SIGDA 13th international symposium on Field-programmable gate arrays*

Additional information: full citation, abstract, references, index terms
Full text available: pdf(322.46 KB)

and physical domains must be addressed in an integrate ...

- 16 Poster session 1: A practical CAD technique for reducing power/ground noise in DSM**
- Arijit Mukherjee, Krishna Reddy Dusey, Ralsaktish Sankaranarayanan
April 2003 **Proceedings of the 13th ACM Great Lakes symposium on VLSI**
Full text available: [pdf(101.48 KB)] Additional Information: full citation, abstract, references, index terms

One of the fundamental problems in Deep Sub Micron (DSM) circuits is Simultaneous Switching Noise (SSN), which causes voltage fluctuations in the circuit power/ground networks. In this work we propose a CAD optimization technique to spread out the switching times of different gates in a circuit to reduce its SSN, by sizing them appropriately. We make sure that its critical delay does not increase while its p/g noise decreases. Our formulation is a Linear Programming one, which we have efficient! ...

Keywords: gate sizing, linear programming, low power, power/ground noise, simultaneous switching noise, timing analysis

- 17 Postlayout optimization for deep submicron design**
Koichi Sato, Masamichi Kawarabayashi, Hideyuki Emura, Naotaka Maeda
June 1996 **Proceedings of the 33rd annual conference on Design automation**
Full text available: [pdf(317.66 KB)] Additional Information: full citation, references, citations, index terms

18 Combined topological and functionality-based delay estimation using a layout-driven approach for high level applications
Champaka Ramachandran, Fadi J. Kurdahi
November 1992 **Proceedings of the conference on European design automation**
Full text available: [pdf(854.38 KB)] Additional Information: full citation, references, citations, index terms

- 19 Verification of a Complex SoC: The PRO3 Case-Study.**
F. Andritsopoulos, C. Charopoulos, G. Doumenis, F. Karoubalis, Y. Mitsos, F. Petreas, I. Theologitis, S. Perissakis, D. Reiris
March 2003 **Proceedings of the conference on Design, Automation and Test in Europe: Designers' Forum - Volume 2**
Full text available: [pdf(365.23 KB)] Additional Information: full citation, abstract

In this paper we present the experience gained from the design and verification of a complex network processor. The PRO3 processor can operate in either ATM or IP based multiprotocol networking environments, supporting link rates up to 2.4 Gbps. We describe the methodology followed during the verification process, from specifications to silicon prototype test and highlight the problems encountered during the post-layout procedure. To accommodate the application verification a proprietary Debug ...

- 20 Poster Session 1: Structured interconnect architecture: a solution for the non-scalable bus-based SoCs.**
Cristian Greco, Partha Pratim Pande, André Ivanov, Res Saleh
April 2004 **Proceedings of the 14th ACM Great Lakes symposium on VLSI**
Full text available: [pdf(220.40 KB)] Additional Information: full citation, abstract, references, index terms

Multi-Processor (MP-SoC) platforms are emerging as the latest trend in SoC design. Monolithic bus-based interconnect architectures will not be able to support the clock cycle requirements of these high performance SoCs. Systems having multiple smaller buses, integrated through repeaters or bridges, are possible alternatives. But these kinds of solutions are ad-hoc in nature. By adopting a more structured network-based design paradigm, specific clock cycle requirements can easily be met. The pre ...

Keywords: BFT, MP-SoC, bus, pipelining, scalability

Results 1 - 20 of 200

Result page: **1** **2** **3** **4** **5** **6** **7** **8** **9** **10** **next**

The ACM Portal is published by the Association for Computing Machinery. Copyright © 2005 ACM, Inc.

[Terms of Usage](#) [Privacy Policy](#) [Code of Ethics](#) [Contact Us](#)

Useful downloads: Adobe Acrobat QuickTime Windows Media Player RealPlayer

The screenshot shows the ACM Digital Library search interface. The search term 'standard delay format' is entered in the search bar. Below the search bar, there are several search filters and options: 'Sort by relevance', 'Display results', 'Feedback', 'Report a problem', 'Satisfaction survey', and 'Save results to a Binder'. The search results page displays 15 results, with the first one being highlighted.

Terms used standard delay format

Sort results by: Relevance Expanded form Display results

Feedback Report a problem Satisfaction survey

Save results to a Binder

Search Tips

Open results in a new window

Results 1 - 15 of 15

Relevance scale

1 Advances in synthesis: Implementing asynchronous circuits using a conventional EDA tool-flow

Christos P. Sotiriou
June 2002 **Proceedings of the 39th conference on Design automation**

Full text available: [pdf\(107.01 KB\)](#)

This paper presents an approach by which asynchronous circuits can be realised with a conventional EDA tool flow and conventional standard cell libraries. Based on a gate-level asynchronous circuit implementation technique, direct-mapping, and by identifying the delay constraints and exploiting certain EDA tool features, this paper demonstrates that a conventional EDA tool flow can be used to describe, place, route and timing-verify asynchronous circuits.

Keywords: EDA, asynchronous, tool-flow

- 4 Physical considerations in high-level synthesis: A watermarking system for IP protection by a post layout incremental router**
- Tingyuan Nie, Tomo Kisaka, Masaniko Toyonaga
June 2005 **Proceedings of the 42nd annual conference on Design automation**
- Full text available: [pdf\(1.92 MB\)](#)
- In this paper, we introduce a new watermarking system for IP protection on post-layout design phase. Firstly the copyright is encrypted by DES (Data Encryption Standard) and then embedded by using an incremental router into the layout design. This watermarking technique uniquely identifies the circuit origin, yet is difficult to be detected or fabricated. The incremental router consists of a rip-up and a special re-router that inserts redundant bends into wires probabilistic. We evaluated the te ...
- Keywords:** Incremental router, intellectual property protection (IPP), post layout design, watermarking
- 5 A design flow for partially reconfigurable hardware**
- Ian Robertson, James Irvine
May 2004 **ACM Transactions on Embedded Computing Systems (TECS)**, volume 1 issue 2
- Full text available: [pdf\(658.30 KB\)](#)
- This paper presents a top-down designer-driven design flow for creating hardware that exploits partial run-time reconfiguration. Computer-aided design (CAD) tools are presented, which complement conventional FPGA design environments to enable the specification, simulation (both functional and timing), synthesis, automatic placement and routing, partial configuration generation and control of partially reconfigurable designs. Collectively these tools constitute the dynamic circuit switching CAD f ...
- Keywords:** FPGA, Viterbi decoder, configuration control, dynamically reconfigurable logic (DRL), power estimation, run-time reconfiguration (RTR)
- 6 Session 9A: System level test and reliability: Accurate CMOS bridge fault modeling with neural network-based VHDL saboteurs**
- Don Shaw, Dhamin Al-Khalili, Cemre Ozron
November 2001 **IEEE/ACM International conference on Computer-aided design**
- Full text available: [pdf\(137.79 KB\)](#)
- This paper presents a new bridge fault model that is based on a multiple layer feedforward neural network and implemented within the framework of a VHDL saboteur cell. Empirical evidence and experimental results show that it satisfies a prescribed set of bridge fault model criteria better than existing approaches. The new model computes exact bridged node voltages and propagation delay times with due attention to surrounding circuit elements. This is significant since, with the exception of full ...
- Keywords:** CMOS ICs, VHDL, bridge defects, fault models, fault simulation, neural networks
- 7 Hierarchical physical design methodology for multi-million gate chips**
- Wei-Jin Dai

April 2001 Proceedings of the 2001 International symposium on Physical designFull text available: [pdf\(138.52 KB\)](#)

Additional information: full citation, abstract, citations, index terms

In this paper, a design methodology for the implementation of multi-million gate system-on-chip designs is described.

Keywords: deep sub-micron, floorplanning, hierarchical design, partitioning, physical prototype, placement**8 An effective low power design methodology based on interconnect prediction**

Shih-Hsu Huang

March 2001 **Proceedings of the 2001 International workshop on System-level****Interconnect prediction**Full text available: [pdf\(150.24 KB\)](#)

Additional information: full citation, abstract, references, index terms

The demand for low power digital systems has motivated significant research. However, the power estimation at the logic level is a difficult task because interconnect plays a role in determining the total chip power dissipation. As a result, the power optimization at the logic level may be inaccurate due to the lack of physical place and route information. In this paper, we will present an effective low power design methodology based on interconnect prediction at the logic level. The proposal ...

9 Power and timing modeling for ASIC designs

W. Roethig, A. M. Zarkeš, M. Andrews

February 1998 **Proceedings of the conference on Design, automation and test in Europe**Full text available: [pdf\(44.70 KB\)](#)

Additional information: full citation, references, index terms

Publisher Site

10 A practical clock tree synthesis for semi-synchronous circuits

Masahiko Toyonaga, Keiichi Kurokawa, Takuya Yasui, Atsushi Takahashi

May 2000 **Proceedings of the 2000 International symposium on Physical design**Full text available: [pdf\(163.92 KB\)](#)

Additional information: full citation, references, citations, index terms

Keywords: clock scheduling, clock-input timing, environmental and manufacturing conditions, semi-synchronous, various timing clock tree, zero skew clock tree

11 A sensitivity based placer for standard cells

Bill Halpin, C. Y. Roger Chen, Naresh Sehgal

March 2000 **Proceedings of the 10th Great Lakes symposium on VLSI**Full text available: [pdf\(553.34 KB\)](#)

Additional information: full citation, abstract, references, citations, index terms

We present a new timing driven method for global placement. Our method is based on the observation that similar net length reductions in the different nets that make up a path may not impact the path delay in the same way. For each net in the design, we compute the *net sensitivity*, or the path delay reduction as a result of net length improvements. We use very accurate delay models that include the impact of waveform slope and driver loading effects. Our new timing driven algorithm uses ...

12 Verifiable benchmarks for CAD**13 Robust IP watermarking methodologies for physical design**

Christopher Inacio, Herman Schmit, David Nagle, Andrew Ryan, Donald E. Thomas, Yingfai-Tong, Ben Klass

June 1998 **Proceedings of the 36th ACM/IEEE conference on Design automation**Full text available: [pdf\(90.16 KB\)](#)

Additional information: full citation, references, index terms

14 VAMP: a VHDL based concept for accurate modeling and post layout timing simulation

of electronic systems

Bernhard Wunder, Gunther Lehmann, Klaus D. Müller-Glaeser

June 1998 **Proceedings of the 33rd annual conference on Design automation**Full text available: [pdf\(350.37 KB\)](#)


Additional information: full citation, references, citations, index terms

15 VHDL & Verilog compared & contrasted—plus modeled example written in VHDL, Verilog and C

Douglas J. Smith

June 1996 **Proceedings of the 33rd annual conference on Design automation**Full text available: [pdf\(58.55 KB\)](#)

Additional information: full citation, references, index terms



Results 1 - 10 of about 305 for "Standard Delay Format" reduction. (0.19 seconds)

[PDF] Standard Delay Format Specification	Sponsored Links
File Format: PDF/Adobe Acrobat - View as HTML	
Page 1 - Standard Delay Format Specification Version 2.1 February 1994 ...	Standard Delay Format
2-8-3 Using the Standard Delay Format SDF File Content ...	Free articles and information
www.vhdl.org/sdflsdf_2.1.pdf - Supplemental Result - Similar pages	about Standard Delay Format
www.edn.com/article/CA79036.html - Similar pages	www.MyWiseOwl.com

Pumped-up EDA verification tools tackle complex deep-submicron ...
The tool does full-chip extraction, delay calculation and data reduction during ... circuit
netlists and Standard Delay Format (SDF) for delay information. ...
www.edn.com/archives/101096121/pdf_03.htm - 55k - Cached - Similar pages
[More results from www.edn.com]

[\[PDF\] ENCOUNTER TRUE-TIME DELAY TEST](#)

File Format: PDF/Adobe Acrobat - View as HTML

standard delay format (SDF) timing ... reduction through faster-than-at- speed test.
Generates highest coverage with compact vector sets (typically ...
www.cadence.com/datasheets/Enc_TT_dtlTs_DS.pdf - Similar pages

General Product Information

... on a 2-million gate design using VirtualScan™ showed a 22x reduction in test time.
... and will also read Standard Delay Format (SDF) timing files. ...
www.synopsys.com/general.htm - 10k - Cached - Similar pages

[PDF] VHDL & Verilog Compared & Contrasted - Plus Modelsim Example...

File Format: PDF/Adobe Acrobat

A spin-off from Verilog is the Standard Delay Format (SDF). This ... same operation as a
Verilog unary reduction operator. VHDL has ...

www.esperan.com/vhdl/vlogcompared.pdf - Similar pages

[PDF] CommDesign - Removing Pessimism from Crosstalk Analysis

The first output is an incremental standard delay format (SDF) file. ... This reduction

occurs by eliminating loops through the place and route process (the ...

www.commsdesign.com/design_center/showArticle.jhtml?articleID=16500390 - 53k -

Cached - Similar pages

[PDF] IEEE Standards Description: 1364-1-2002

... 7.5.11 Strength reduction by nonresistive devices; 7.5.12 Strength reduction ... 7.13

Timing checks; 7.14 Backannotation using the standard delay format ...

<http://www.google.com/search?q=%22Standard+Delay+Format%22+reduction&hl=en&lr=...>

7/7/2005

Google Search: "Standard Delay Format" reduction

Page 2 of 2

standards.ieee.org/reading/ieee/std_public/description/dasc1364-1-2002_desc.html -
Similar pages

[\[PDF\] Chip Design Magazine](#)

... timing analysis capability using Standard Delay Format (SDF) timing data. ... With the
current technologies, a data volume and test time reduction of ...
www.chipdesignmag.com/display.php?articleID=738&issueID=6 - 45k -

Cached - Similar pages

[PDF] GoOOOOOOOGle

Result Page: 1 2 3 4 5 6 7 8 9 10 [Next](#)

[\[PDF\] Standard Delay Format reduction](#)

[\[PDF\] Google Desktop Search](#)

[\[PDF\] Google Search](#)

<div data-bbox="2908 170 2922

IEEE Xplore® RETIRED 2.0

Welcome United States Patent and Trademark Office

Home | Login | Logout | Access Information | Alerts |

[Search Results](#)

[BROWSE](#)

[SEARCH](#)

[IEEE XPLORER GUIDE](#)

[+refid](#)

Results for "standard delay format>metadata)"
Your search matched 3 of 119132 documents.
A maximum of 100 results are displayed. 25 to a page, sorted by Relevance in Descending order.

» View Session History

» New Search

Modify Search
(standard delay format>metadata)

Check to search only within this results set

Display Format: Citation Citation & Abstract

IEEE JNL IEEE Journal or Magazine
IEEE JNL IEE Journal or Magazine

IEEE Conference Proceeding
IEEE CNF IEE Conference Proceeding

IEEE Standard
IEEE STD IEEE Standard

Article Information
Select

1. IEEE standard for standard delay format (SDF) for the electronic design process
IEEE Std 1497-2001
14 Dec. 2001
AbstractPlus | Full Text: PDF(480 KB) IEEE STD

2. OLVIA: object oriented logic simulation implementing the VITAL standard
Fleischmann, J.; Schlagenhoff, R.; Peiler, M.; Fröhlich, N.;
VLSI 1987. Proceedings. Seventh Great Lakes Symposium on
13-15 March 1987 Page(s):51 - 58
AbstractPlus | Full Text: PDF(508 KB) IEEE CNF

3. Delay and power calculation standards - Part 3: Standard Delay Format (SDF) for
design processes
IEC 61623-3:First edition 2004-09; IEEE 1497
2004 Page(s):10, 1 - 94
AbstractPlus | Full Text: PDF(786 KB) IEEE STD